

EGC220

Class Notes

4/14/2023



Baback Izadi


Division of Engineering Programs

bai@engr.newpaltz.edu




Test 2 will cover the following topics


- ▶ Design of combinational circuits
 - ▶ Circuit conversion to all NAND or NOR gates
- ▶ Design and use of
 - ▶ Multiplexers
 - ▶ Demultiplexers
 - ▶ Decoders
 - ▶ Encoders
- ▶ Design of combinational circuits using PLD's
- ▶ Latch and flip flops characteristics and timing.
- ▶ Design of ripple counters
- ▶ Analysis of sequential circuits



Synchronous Circuit



(a) Block diagram



(b) Timing diagram of clock pulses

Copyright ©2013 Pearson Education, publishing as Prentice Hall

How do we determine its functionality?


Flip Flops Vs. Latches

- ▶ Flip flops are Edge Triggered
- ▶ ~~Latches are level triggered~~


only use FF
for design & analysis

(a) JK Flip-Flop

J	K	$Q(t+1)$	Operation
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$\bar{Q}(t)$	Complement




Triggered JK




Triggered JK

(b) SR Flip-Flop

S	R	$Q(t+1)$	Operation
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined



Triggered JK



Triggered JK


Flip Flops Vs. Latches

- ▶ Flip flops are Edge Triggered
- ▶ ~~Latches are level triggered~~


(c) **D** Flip-Flop

D	$Q(t+1)$	Operation
---	----------	-----------

0	0	Reset
1	1	Set



Triggered D




Triggered D


(d) **T** Flip-Flop

T	$Q(t+1)$	Operation
---	----------	-----------

0	$Q(t)$	No change
1	$\bar{Q}(t)$	Complement



Triggered T



Triggered T




Analysis of Sequential Circuits

► **Analysis Procedure:**

- Obtain flip-flop input equations
- Write down characteristic table of each type of flip-flop in use
- Develop state table
- Obtain state diagram

Example #1:



Step 1: Flip-flop input equations and output equation

$$J_A = X$$

$$K_A = \overline{Q_B \oplus X} = Q_B \odot X$$

$$J_B = Q_A X'$$

$$K_B = Q_A X$$

Step 2: Characteristic Table

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

Step 3: State Table


F/F inputs

PS	Q_A	Q_B	X	J_A	K_A	J_B	K_B	NS	Q_A	Q_B
000	0	0	0	0	1	0	0	00	0	0
001	0	0	1	0	0	0	0	10	1	0
010	0	1	0	0	0	0	0	01	0	1
011	0	1	1	1	0	0	0	11	1	1
100	1	0	0	0	1	1	0	01	0	1
101	1	0	1	0	0	0	0	10	1	0
110	1	1	0	0	0	1	0	11	1	1
111	1	1	1	1	1	0	1	00	0	0

Step 4: State Diagram


$Q_A Q_B$

Q	0	0
Q	0	1
1	0	0
1	1	0



Example #2:

X : system input
 Z : system output



Step 1: Flip-flop input equations and output equation


$$S_A = (Q_A + X')' = Q'_A X$$

$$R_A = Q_A Q_B X + Q'_B X'$$

$$S_B = Q'_B X$$

$$R_B = Q_B X'$$

$$Z = Q_A Q'_B X'$$



Step 2: Characteristic Table

S R	Q(t+1)
0 0	Q(t)
0 1	0
1 0	1
1 1	--

PS	input	F/F input	NS	output
$Q_A Q_B X$	$S_A R_A S_B R_B$	$Q_A Q_B$	Z	
0 0 0	Using F/F input equations	Using F/F input & chara. table	Using F/F input & chara. table	Using F/F input & chara. table
.
1 1 1				

Problem 1

Analyze the following sequential circuits leading to a state diagram.

$$J_A = k_A = Q_B Q_C X + \bar{Q}_B \bar{Q}_C \bar{X} \quad \checkmark$$

$$J_B = k_B = X \oplus Q_C = \bar{Q}_C \oplus X$$


$$J_C = k_C = 1$$


$$Z = \bar{Q}_B Q_A$$

$$Q_B + \bar{Q}_A$$

J	K	$Q(t+1)$
---	---	----------

0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q(t)$





Problem 2

Analyze the following sequential circuits leading to a state diagram.



1. $T_A = 1$; $T_B = Q_A$; $T_C = Q_A Q_B$
2. $T | Q(t+1)$

P	$Q(t)$
0	$\overline{Q(t)}$
1	$Q(t)$

ps


3. $Q_A \ Q_B \ Q_C \mid T_A \ T_B \ T_C / Q_A \ Q_B \ Q_C$

Q_A	Q_B	Q_C	T_A	T_B	T_C	Q_A	Q_B	Q_C
0	0	0	1	0	0	1	0	0
0	0	1	1	0	0	1	0	1
0	1	0	1	0	0	1	1	0
0	1	1	1	0	0	1	1	1
1	0	0	1	1	0	0	1	0
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	1	1	1	0	0	0



Problem 3

Analyze the following circuit leading to its state diagram.



Data flow
Assign \rightarrow equation

